Abstract-In this paper a low-power switched-capacitor integrator based on a capacitive charge-pump (CP) is presented, and its practical effects are discussed. The CP integrator is employed as the first stage of a ADC. The 0.13 m CMOS prototype of the CP based ADC achieves the same performance as a conventional ADC while consuming 66% lower OTA power in the front-end integrator. The CP based modulator realizes 87.8 dB SNDR, 89.2 dB SNR and 90 dB DR over a 10 kHz bandwidth with 148 W power consumption. The conventional ADC has similar performance but dissipates 241 W. The energy required per conversion-step for the CP based ADC (0.369 pJ/step) is almost 40% lower than that of the conventional ADC (0.607 pJ/step).
I. INTRODUCTION

P
OWER consumption is one of the main constraints of sensory systems. Small output signals produced by sensors put severe demands on the power consumption of the interface circuits processing such signals [1] - [3] . In high resolution switched-capacitor (SC) systems with small inputs, for a given sampling capacitor size, a large oversampling ratio (OSR) is typically required to lower the thermal noise level below the accuracy requirement of the system, and this leads to an increased operational transconductance amplifier (OTA) power consumption. Even though technology scaling has considerably reduced the digital power in sensory systems, analog front-end circuits including the analog-to-digital converters (ADCs) have not benefited from scaling in terms of power dissipation [4] , [5] .
A common technique for digitizing sensory signals with high resolution and low bandwidth is to use a converter with a high OSR [6] , [7] . To reduce the power consumption within the scope of ADCs several techniques have been utilized. Double sampling effectively halves the required ADC sampling-rate, hence reduces its power consumption [8] - [10] . OTA sharing has allowed the implementation of ADCs with only one OTA [7] , [11] . Turning off the OTA for half a clock cycle has also been used to save analog power [12] . Comparator-based switched-capacitor (CBSC) circuits replace the OTAs with more power efficient circuits such as comparators and current sources [13] , [14] .
In this paper, we present a technique using capacitive chargepumps (CPs) to significantly reduce the OTA power consumption in thermal noise limited SC integrators. The approach is experimentally validated in a second order modulator with an OSR of 128. It is shown that the CP based modulator achieves the same performance as a conventional modulator, while consuming 1/3 of the OTA power in the front-end integrator.
The organization of the paper is as follows. Section II presents the CP integrator circuit. Section III discusses the power savings achievable using this technique. In Section IV practical effects in the CP integrator circuit are discussed. In Section V the CP integrator circuit with more than two sampling capacitors is described. Section VI discusses the architecture and circuit level implementation of the CP based ADC of this work. Section VII presents the experimental results obtained from a 0.13 m CMOS prototype of the CP based ADC, and compares it with a conventional ADC. Section VIII demonstrates the system level benefits of the proposed approach over the conventional approach. Section IX concludes the paper. Fig. 1(a) shows the circuit diagram of a conventional SC integrator. In this circuit, during the input signal is sampled onto the sampling capacitor . During is connected between the OTA virtual ground and the digital-to-analog converter (DAC) reference voltage to integrate . The integrator coefficient is given by (1) The CP integrator circuit is shown in Fig. 1(b) . In this circuit, during sampling capacitors sample the input signal. In , the sampling capacitors are connected in series and discharged into the integrating capacitor through the virtual ground of the OTA. Ignoring the parasitic capacitances, series connection of the sampling capacitors implements a voltage gain of two for the input signal , stored across an equivalent input capacitance of . In order to integrate the voltage in this case, is applied during , and the difference of the sampled charge in the two phases is transferred to the output [15] . The integrator coefficient in this case is given by (2) 1549-8328/$31.00 © 2012 IEEE Alternatively, the required DAC reference voltage in the CP integrator can be halved by sampling it during [16] .
II. CHARGE-PUMP INTEGRATOR
III. CP INTEGRATOR POWER CONSUMPTION
In SC modulators with a large OSR the first integrator of the loop filter dominates the ADC performance and power consumption. The first stage OTA power consumption depends on the sampling-rate, thermal noise performance and the required settling accuracy. More specifically, sampling capacitors are sized to achieve sufficiently low thermal noise, and for a given sampling-rate and settling accuracy this translates to certain bandwidth and power dissipation for the first stage OTA. In Section III.A the achievable power saving of the CP integrator is derived using a linear feedback model for the integrator. Next, the effects of signal forward transmission and the OTA partial slew-rate limited settling are also taken into account. Simulation results comparing the settling behavior of the CP and conventional integrators are presented in Section III.C.
A. Linear Feedback Model
For a single-stage class-A amplifier with linear settling, the input differential pair transconductance is proportional to the power consumption of the amplifier. To achieve maximum power efficiency, the input differential pair are typically biased in weak inversion. Therefore, their transconductance is linearly proportional to their bias current. In weak inversion (3) where is the current flowing through one transistor of the input differential pair, is the weak inversion slope factor and is the thermal voltage [17] . The bias current is a fixed percentage of the OTA total bias current, therefore (4) where is the OTA total power consumption. The required OTA transconductance for a given samplingrate, thermal noise performance and settling accuracy is given by [18] ( 5) where is the closed-loop dB frequency, is the load capacitance seen by the OTA, and is the feedback factor.
Ignoring the parasitics, consists of the feedback network of the current stage, plus the load capacitance from the next stage . Fig. 2 shows the equivalent circuits of the conventional and CP integrators during the integration phase. For the conventional integrator and are given by
For the CP integrator, they are found to be
Hence the effective closed-loop load capacitance of the conventional and CP integrators are as follows:
(10) 
If can be neglected, (10) and (11) indicate that of the CP integrator is 1/4 of the conventional integrator.
Thermal noise analysis of the CP integrator shows that it achieves the same input-referred thermal noise as the conventional integrator [19] . During the sampling phase , sampled thermal noise power of the CP and the conventional integrators are equal. During the integration phase , sampled noise power of the CP integrator is four times larger than the conventional circuit, due to the series connection of and . However, this is offset by the gain of two for the input signal. Hence, both circuits require the same sampling capacitor size to meet a given thermal noise performance. In this case, for the same speed, thermal noise performance and settling accuracy, the required OTA transconductance in the CP integrator is four times smaller than the conventional integrator: (12) This corresponds to four times reduction in the CP OTA power consumption: (13) Power savings in (13) can ideally be achieved when the integrator output is sampled during in which case . However, if the integrator output is sampled during , the CP integrator OTA requires a transconductance higher than 1/4 of the conventional integrator OTA to drive its total capacitive load. Fig. 3 plots the ratio of the required OTA transconductance in the CP and conventional integrators for as a function of . The required transconductance in the CP integrator is less than 40% of the conventional circuit when . In modulators with a high OSR, the ratio of is small. This is because any error including sampled thermal noise voltage from the circuits following the first stage, when referred back to the input is attenuated by the gain of the first integrator, which is quite high in the signal band. As a result, sampling capacitors of such following stages are typically much smaller than the first stage.
It is worth noting that the CP integrator circuit shown in Fig. 1 (b) also presents four times lower capacitive load to the reference voltage buffers during the integration phase. Therefore, it achieves considerable savings in the power consumption of the reference buffers as well.
B. Signal Feedforward and Partial SR-Limitation
In the integration phase of a SC integrator the feedback capacitor provides not only signal feedback, but also signal feedforward. Also, depending on the magnitude of the output step, the OTA response typically includes a slewing period followed by a linear period. In this case, settling speed depends not only on the OTA transconductance, but also on its slew-rate (SR). In order to find the effect of SR-limited settling on the CP integrator power savings, a more accurate analysis of the SC integrator during the integration phase is required.
Assuming infinite DC gain for the OTA and , the closed-loop transfer function of the SC integrators in Fig. 1 during the integration phase is given by (14) where for the conventional integrator (15) and for the CP integrator (16) The typical settling behavior of a SC integrator is illustrated in Fig. 4 . Here causes an initial step in the output response and increases the overall voltage change from to . The value of is given by (17) The CP integrator has a larger compared to the conventional integrator as follows: (18) Also the OTA's slewing period in a SC integrator is given by [20] (19)
For a single-stage OTA for which bandwidth and SR are determined by the same amount of current , the ratio of the slewing periods in the CP and conventional integrators can be expressed as (20) where is the input-referred voltage step of the integrator, and is the overdrive voltage of the input differential pair biased in weak inversion. Equation (20) indicates that if and , the slewing period in the CP integrator is almost two times larger than the conventional integrator. This reduces the available time for linear settling in the CP integrator, and requires a CP OTA transconductance higher than that given by (12) . On the other hand, if , the slewing periods become almost equal. In this case, linear settling times are almost the same, while the final settling error of the CP integrator is smaller than the conventional integrator, as a result of a higher dB bandwidth by a factor of two.
In a general case, to find an estimate of the achievable power savings in the CP integrator, a theoretical minimum current for the OTAs [21] in the CP and the conventional integrators can be derived. In this approach, the integration phase is partitioned into a slewing period and a linear settling period as shown in Fig. 4 . The required current for linear settling with time constants during the integration phase is given by (21) Using (19) the required slewing current during is found to be (22) For the conventional and CP integrators, the required linear and slewing currents can be plotted versus the partition ratio , as shown in Fig. 5 . The optimum partition ratio and the minimum bias current occur at the intersection of the two curves. As can be seen from the graphs, the optimum slewing period increases for the CP integrator compared to the conventional integrator. The plots in Fig. 5 are based on pF, mV, and s. The maximum differential input-referred step size is assumed to be mV, which corresponds to the modulator architecture implemented in this work. The ratio of the minimum OTA currents in the CP and conventional integrators determines the achievable power saving. In this case, the CP integrator's minimum OTA current is 28.6% of that of the conventional integrator. Table I TABLE I  OPTIMUM SLEWING FRACTION OF THE INTEGRATION PHASE AND THE CP  INTEGRATOR CURRENT CONSUMPTION RELATIVE TO THE CONVENTIONAL  INTEGRATOR FOR THREE INPUT-REFERRED STEP VOLTAGES OSR and a unity-gain signal transfer function (STF) in the signal band, multi-bit quantization reduces the step size of the SC integrator and makes the OTA response more linear [22] . Therefore, it helps to maximize the achievable power saving using the CP based technique.
C. Transient Simulation Results
Spectre simulations were used to verify the settling behavior of the CP and conventional integrators. The first stage CP and conventional integrators of the modulators implemented in this work (as will be described in Section VI) were simulated with a differential input voltage step of 150 mV. The CP integrator OTA (1X) in this work is designed to be three times smaller than the conventional integrator OTA (3X), therefore it consumes three times lower power. For comparison, the conventional integrator was also simulated with the 1X OTA. Fig. 6(a) shows the simulated output response of the CP/1X, Conv/3X and Conv/1X integrators. Simulations also show that the CP/1X integrator has a larger step in its output response at the beginning of the integration phase. In order to compare the settling speed of the integrators, the percentage of settling error versus time for the transient responses of Fig. 6(a) is shown in Fig. 6(b) . The horizontal line in this figure indicates the settling error required for 15-bit accuracy. To reach this accuracy, the CP/1X integrator requires 178 ns, while the Conv/3X integrator requires 189 ns. The Conv/1X integrator is much slower than the CP/1X and Conv/3X integrators. As a result, its settling error near the end of the integration phase is larger than that of the CP/1X and Conv/3X integrators by more than three orders of magnitude. Fig. 7 shows the CP integrator circuit with the CP parasitics explicitly shown. Parasitic capacitors affect the inputreferred thermal noise and the integrator coefficient as discussed below.
IV. OTHER PRACTICAL EFFECTS IN THE CP INTEGRATOR
A. CP Parasitic Capacitances
1) Effect on Thermal Noise: CP parasitics to reduce the low-frequency gain of the integrator, hence increase the input-referred thermal noise in the signal band. In this section, the effect of parasitics on the input-referred thermal noise of the CP integrator is simulated using the SC circuits noise simulation feature in SpectreRF [23] . The CP integrator shown in Fig. 7 is implemented in behavioral form. The single-stage OTA is modeled by a transconductance in parallel with an output resistance , with a DC gain of dB. Each switch is modeled as an ideal switch in series with an on-resistance , which includes thermal noise. The OTA thermal noise is assumed to be dominated by the input differential pair. In this case its input-referred noise power spectral density (PSD) is given by [24] . The sampling capacitor and the sampling-rate are pF and MHz, respectively. Other simulation parameters are as follows: mA/V, K, and . To include the effect of parasitics, bottom-plate parasitic capacitance was varied from 0 to 10% of the sampling capacitors, while keeping the top-plate parasitics equal to 1/4 of the bottom-plate parasitics. Also, parasitic capacitance of the switches was assumed to be 20 fF on each side. Fig. 8 shows how the input-referred noise power changes with . From Table I , the CP integrator power consumption is about 30% of the conventional integrator. The maximum thermal noise increase, which occurs at is about 0.7 dB. To compensate for this increase in the input-referred thermal noise, capacitor sizes in the CP integrator must be increased by 17.5%. This increases the power consumption of the CP integrator from 30% to 35% of the conventional circuit, which still involves a substantial saving of 65% in power consumption. In nanometer CMOS technologies with metal-insulator-metal (MIM) capacitors, top and bottom-plate parasitic capacitances are typically small, hence their effect on the CP integrator thermal noise performance is also small. 
2) Effect on the Integrator Coefficient:
Assuming an infinite gain for the OTA, and in Fig. 7 affect the gain coefficient of the integrator in the input and reference voltage paths. Ignoring the variations in the parasitics, their effect can be modeled as coefficient errors and shown in Fig. 9(a) , where and are given by Fig. 9(b) plots the errors as a function of bottom-plate parasitics . In this plot, and are assumed to be dominated by the top and bottom-plate parasitics of the sampling capacitors respectively, where . The maximum percentage of coefficient error in the case of 10% parasitics is about 6%.
Variation in the modulator coefficients alters the noise transfer function (NTF), and therefore the amount of quantization noise suppression in the signal band. However, performance change in the case of single-stage modulators is negligible [25] . For instance, when and vary within the range shown in Fig. 9(b) , change in the baseband quantization noise power of the modulator of this work, with the block diagram shown in Fig. 12 , is less than 0.7 dB.
It is noted that parasitic capacitors can also cause distortion if they are nonlinear. However in applications with small input signals, such as sensory and wireless systems, performance is fundamentally limited by thermal noise as opposed to linearity.
B. Capacitor Mismatch
In practice sampling capacitors and deviate from their nominal value . Such variations affect their equivalent series capacitance during the integration phase, and modify the CP integrator coefficient. However, as noted in Section IV.A, single-stage modulators are generally tolerant of large coefficient errors. Therefore variation in their performance caused by capacitor matching errors is insignificant.
C. OTA Finite Gain and Offset
The time-domain output of a delaying SC integrator with finite OTA gain and offset can be expressed as (25) Here modifies the integrator gain, is the shifted pole location, and is the gain seen by the OTA offset voltage. Table II shows the values of the above coefficients for the conventional and CP integrators. In this Table represents the inverse of the  OTA gain , and for the CP integrator parasitics in the CP are ignored. It is seen that and for the CP integrator are closer to the ideal value of one than the conventional integrator. For instance, the pole location in the CP integrator can be approximated as , while for the conventional integrator . The effect of finite OTA gain on the CP and conventional integrators was simulated in Spectre. For the simulations, the second order modulator of this work was modeled as behavioral schematics. The first integrator was implemented as both CP and conventional circuits. The second integrator was assumed to be a conventional integrator with a DC gain of dB. Fig. 10 shows the SQNR of the modulators versus the first stage OTA DC gain. It is seen that the performance of the modulator with a CP based front-end integrator is less sensitive to finite OTA gain.
In terms of the OTA offset voltage, in the CP integrator is almost two times smaller than the conventional circuit. Therefore to achieve the same input-referred offset, the OTA offset voltage in the CP integrator can be two times larger than the conventional integrator. Since the OTA offset standard deviation is proportional to , where and are transistor dimensions, OTA scaling by four according to (13) results in the same input-referred offset voltage for the CP integrator as the conventional integrator.
V. CP INTEGRATOR USING SAMPLING CAPACITORS
The CP integrator circuit can also be implemented using sampling capacitors, as shown in Fig. 11 . In this case the power consumption can ideally be reduced by a factor of compared to the conventional integrator. However, with the effect of non-linear settling taken into account the power savings decrease. For example, performing the analysis of Section III.B for the CP integrator with three sampling capacitors and an input-referred step size of 150 mV differential, the ratio of the minimum OTA currents in the CP and conventional integrators is %. Also in this case, parasitic capacitances at the various nodes of the CP increase the input-referred thermal noise. For instance, assuming and 20 fF parasitics on each side of the switches, the input-referred thermal noise increase is about 0.9 dB. Including this thermal noise increase into account, the power consumption of the CP integrator becomes 17.6% of the conventional integrator. This corresponds to an OTA scaling by a factor .
VI. PROTOTYPE IMPLEMENTATION
Two modulators are implemented. The first ADC employs a CP integrator while the second ADC uses a conventional integrator in their first stages, respectively. Circuits beyond the first stage are identical between the two ADCs. This allows for a direct comparison of the proposed CP based technique with the conventional approach.
A. Architecture
To achieve a thermal noise limited signal-to-noise ratio (SNR) of 86 dB (14 bits), a SQNR of approximately 100 dB is required, so that in-band quantization noise is sufficiently lower than thermal noise. A second order modulator with an OSR of 128 and a 5-level quantizer is selected to achieve the desired SQNR. The block diagram of the modulators is shown in Fig. 12 . The delta-sigma toolbox [26] is used to synthesize the modulator NTF with a maximum out-of-band gain of 8 dB. Next, dynamic range scaling is performed to optimize the output signal range of integrators. Modulator coefficients are then approximated to allow implementation with a practical unit capacitor size. Fig. 13 shows the CP and conventional first stage integrators of the modulators. Although the figures show single-ended circuits for simplicity, the actual implementation is fully differential.
B. Circuit Implementation
The ADC full-scale input is 400 mVpp differential required for a MEMS accelerometer application. With a 5-level DAC, the conventional integrator OTA (Conv/3X) uses three slices of the CP integrator OTA (CP/1X) and therefore consumes three times the power. The 5-level DACs are implemented using four SC unit elements. To reduce the OTA power consumption, DAC capacitors are shared with input sampling capacitors. Switches in Fig. 13 are NMOS transistors with the exception of the switches sampling in the CP integrator, which are implemented as CMOS transmission gates. Bottom-plate sampling with advanced clocks and is used to minimize the signal-dependent charge-injection. The sampling capacitor size in the first stage integrators is pF. Chopper-stabilization is used to suppress OTA offset and 1/f noise in the first stage as shown in Fig. 14 . Chopping is performed at half the sampling-rate, with the input chopping clocks being advanced compared to the output chopping clocks. Input chopping switches are implemented as NMOS switches due to a low OTA input common-mode voltage of V. However, CMOS transmission gates are used for the output chopping switches to accommodate the OTA output voltage swings.
The 1X OTA slice in the first integrators is shown in Fig. 15 . The PMOS input folded-cascode architecture allows for a low input common-mode voltage, and therefore relaxes the design of switches by affording NMOS transistors a large overdrive voltage. In the implemented prototype, the simulated DC gain of the 1X and 3X OTAs is 50.8 dB. The loop unity-gain bandwidth of the 1X OTA in the CP integrator is 12.7 MHz, while that of the 3X OTA in the conventional integrator is 9.8 MHz. The current in the OTA output devices is smaller than the input differential pair by about 20%. The simulated power consumption of the 1X OTA is 52 W.
A single-ended version of the second stage integrators is shown in Fig. 16 . The size of the sampling capacitor in the second stage is pF. Data-weighted averaging (DWA) is used to linearize the DACs feeding both the first and second stage integrators [27] .
The 5-level quantizer is implemented as a flash ADC consisting of four dynamic comparators. Fig. 17 shows the circuit schematic of the comparator. It consists of a dynamic regenerative latch preceded by switched capacitors that are precharged to the input and quantizer reference voltages during the reset phase . A SR-latch follows the comparator to hold its outputs during . The threshold of comparison is set by the capacitor 
ratio
. In the implemented prototype, the comparators worst-case offset standard deviation is approximately 6.2 mV, obtained from 200 Monte-Carlo simulations.
VII. MEASUREMENT RESULTS
The chip is fabricated in a 1.2 V 0.13 m CMOS process. The die micrograph is shown in Fig. 18 , where the core area is 3.46 mm . Fig. 19 shows the measured -point FFT output spectra of the CP and conventional ADCs for a dBFS 390 Hz sinusoidal input and a 2.56 MHz clock. The ADC outputs are windowed using a Blackman-Harris window before applying the FFT.
The signal-to-noise-and-distortion ratio (SNDR) variation of the ADCs with sampling-rate for a fixed input bandwidth of 10 kHz is shown in Fig. 20 . At sampling-rates up to about 1 MHz the SNDR of both modulators is quantization noise limited. From about 2.5 MHz to 3 MHz thermal noise dominates the performance. Beyond 3.5 MHz, the SNDR of both ADCs drops almost at the same rate due to insufficient settling of the OTAs. For comparison, the SNDR of the conventional ADC when its OTAs' bias current is reduced by 66% is also shown on the same plot (Conv/1X). The conventional ADC performance drops significantly at 2.5 MHz, when its first stage consumes the same power as the CP ADC first stage. It is noted that in this case the second stage OTA current is also scaled down with the ADC bias current scaling, however the SNDR drop can mostly be attributed to settling errors in the first stage, which are not noise shaped. Fig. 21 shows the SNDR variation versus sampling-rate for a fixed OSR of 128. In this case, the SNDR is limited by thermal noise at lower frequencies. At higher clock rates the SNDR drop follows a nearly similar trend as the fixed input bandwidth case. Fig. 22 shows the measured SNDR/SNR of the two modulators versus input signal level for a 2.56 MHz clock. The CP ADC achieves 87.8 dB SNDR, 89.2 dB SNR and 90 dB dynamic range (DR) over a 10 kHz signal bandwidth while dissipating 148 W. The conventional ADC has similar SNDR, SNR and DR performance but dissipates 241 W.
The key measurement results of the two ADCs are compared in Table III. Table IV shows the power consumption breakdown of the two modulators. The CP ADC consumes extra digital power in the clock buffers used to drive the PMOS switches in the CP integrator. However, this is not fundamental to the approach and could be avoided by selecting a lower commonmode for the CP DAC reference voltages. Based on a figure-ofmerit (FOM) of (26) the CP ADC achieves 369 fJ/conversion-step, which is almost 40% lower than the conventional ADC FOM. This overall improvement in the FOM is accomplished through the use of the front-end CP integrator that consumes 66% lower OTA power compared to the conventional integrator. 
VIII. SYSTEM LEVEL POWER ANALYSIS
In this section, a first order power analysis for two implementations of a SC system with a high OSR is presented. In the first implementation, as shown in Fig. 23(a) , a SC gain stage is placed in front of a conventional modulator ADC. In the second approach, shown in Fig. 23(b) , a CP based modulator is used to digitize the input signal without amplification. It is assumed that the input signal to the circuits is 400 mVpp differential, and the closed-loop gain of the SC amplifier is . In the analysis only the analog power consumption of thermal noise limited front-end circuits is taken into account. As indicated by dashed outlines these circuits include the SC gain stage and the first integrator of the conventional ADC in Fig. 23(a) , and the first integrator of the CP based ADC in Fig. 23(b) . It is assumed that OTA settling is linear, and the analog power consumption is proportional to the sampling capacitance of SC circuits. The latter is the case when the load capacitance seen by the OTA is dominated by the feedback network of the current stage rather than the load capacitance from the next stage. In this case, the power consumption of the front-end circuits in the conventional approach is given by (28) while the total input-referred thermal noise is (29) and in (28) and (29) are constants of proportionality for power and noise respectively, is the front-end gain stage sampling capacitor size and 1/6 is the scaling factor of the sampling capacitor for the first integrator of the conventional ADC.
For the CP based implementation
where is the sampling capacitor of the first integrator of the CP ADC, and the factor of three saving in power is based on the experimental results of this work. The total input-referred thermal noise is given by (31)
The product of power and noise PN quantifies the system analog power efficiency, where a lower figure indicates higher power efficiency. In this case, for the two implementations above (32) hbox and (33) Equations (32) and (33) indicate that the CP based approach achieves (6.8 dB) higher analog power efficiency compared to the conventional approach.
IX. CONCLUSION
A low-power modulator employing a capacitive CP integrator was presented. With a full-scale input of 400 mVpp differential, the CP ADC achieves 87.8 dB SNDR in a 10 kHz BW, while consuming 148 W. Compared to a conventional ADC, the CP based modulator achieves the same performance while saving 66% of the front-end OTA power. From a system level perspective, the proposed approach is best suited for sensory or wireless systems with small inputs, where it can significantly reduce the power consumption of dominant front-end circuits.
